Define and architect high-performance blocks for the latest, most advanced networking ASICs
- Responsible for micro-architecture, RTL implementation, logic synthesis and timing analysis.
- Work with verification team in validating the design and architecture choices.
- Work with physical design and signal integrity teams to achieve timing closure.
- File patents and participate in patent reviews.