· Minimum 8+ experience in RTL 2 GDSII Design.
· Experience in Sub-micron Physical design methodologies and Physical Verification
· Should have exposure in Synthesis / DFT / Logical equivalence check
· Experience in Synopsys Flow
· Experience in block/full chip level Floorplan, Power grid and Clock tree design, Place & Route and Physical verification